Contact
How to shop
Delivery
Shopping guide
Wire Aware Cache Architecture
English
144 b
Up to 30 days for returns
Customers also purchased
/
Paperback
14 324
Ft
/
Paperback
6 935
Ft
/
Paperback
23 236
Ft
/
Paperback
11 472
Ft
Technology scaling has resulted in a steady increase in transistor speed. However, unlike transistors, global wires that span across the chip show a reverse trend of getting slower with shrinking process. Modern processors are severely constrained by wire delay and the widening gap between transistors and wires will only exacerbate the problem. Following the traditional design approach of adopting a single design point for all global wires will be suboptimal in terms of both power and performance. VLSI techniques allow several wire implementations with varying latency, power, and bandwidth properties. The dissertation advocates exposing wire properties to architects and demonstrates that prudent management of wires at the microarchitectural level can lead to significant improvement in power and delay characteristics of future communication bound processors. A heterogeneous interconnect (composed of wires with different latency, bandwidth, and power characteristics) is proposed that leverages varying latency and bandwidth needs of on-chip global messages to alleviate interconnect overhead.
About the book
English
Give this book today
It's easy
1 Add to cart and choose Deliver as present at the checkout 2 We'll send you a voucher 3 The book will arrive at the recipient's addressYou might also be interested in
/
Paperback
3 446
Ft
/
Hardback
18 881
Ft
Hi! I'm Libroamiko, your book advisor.
How can I help you?