Contact
How to shop
Delivery
Shopping guide
English
193 b
Up to 30 days for returns
Customers also purchased
/
Paperback
17 327
Ft
/
Paperback
14 896
Ft
/
Paperback
5 441
Ft
/
Calendar
12 322
Ft
/
Paperback
20 919
Ft
With the decrease in feature size of CMOS integrated §circuits, interconnect design has become an §important issue in high speed, high complexity §integrated circuits. Different design methodologies §have been proposed to improve circuit performance. §Wire sizing, driver sizing, repeater insertion, and §wire shaping are common techniques to enhance §circuit performance.§ With increasing signal frequencies and the §corresponding decrease in signal transition times, §the interconnect impedance can behave inductively. §Line inductance introduces new tradeoffs in §interconnect design and driver sizing to decrease §the circuit delay. Different design methodologies §under an inductive environment are described in this §book. Including line inductance in the design §process can enhance both the delay and power as well §as improve the accuracy of the overall design §process. By including the on-chip inductance, the §efficiency of different circuit design techniques §such as wire sizing, driver sizing, repeater §insertion, and line tapering can be greatly §enhanced.
About the book
English
Give this book today
It's easy
1 Add to cart and choose Deliver as present at the checkout 2 We'll send you a voucher 3 The book will arrive at the recipient's addressYou might also be interested in
/
Hardback
101 610
Ft
/
Paperback
7 981
Ft
/
Paperback
8 673
Ft
/
Hardback
12 398
Ft
/
Paperback
6 479
Ft
/
Paperback
19 824
Ft
/
Paperback
65 568
Ft
Hi! I'm Libroamiko, your book advisor.
How can I help you?