Contact
How to shop
Delivery
Shopping guide
ASIC Design and Synthesis
English
530 b
Up to 30 days for returns
Customers also purchased
/
Adobe ePub DRM
9 233
Ft
/
Paperback
13 945
Ft
/
Paperback
6 465
Ft
/
Paperback
14 260
Ft
/
Paperback
37 181
Ft
/
Paperback
44 627
Ft
This book describes simple to complex ASIC design practical scenarios using Verilog. It builds a story from the basic fundamentals of ASIC designs to advanced RTL design concepts using Verilog. Looking at current trends of miniaturization, the contents provide practical information on the issues in ASIC design and synthesis using Synopsys DC and their solution. The book explains how to write efficient RTL using Verilog and how to improve design performance. It also covers architecture design strategies, multiple clock domain designs, low-power design techniques, DFT, pre-layout STA and the overall ASIC design flow with case studies. The contents of this book will be useful to practicing hardware engineers, students, and hobbyists looking to learn about ASIC design and synthesis.
About the book
English
Categories
Give this book today
It's easy
1 Add to cart and choose Deliver as present at the checkout 2 We'll send you a voucher 3 The book will arrive at the recipient's addressYou might also be interested in
/
Paperback
3 021
Ft
/
Paperback
5 017
Ft
/
Paperback
5 469
Ft
/
Paperback
10 863
Ft
