Free shipping on orders over 19,990 Ft via Packeta, Fox Post Box, and DPD Collection Point

Check order status

Become part of a community of book lovers from all over the world and get access to a whole bunch of benefits. Create an account for free

Free delivery for purchases over 19 990 Ft

DPD courier 1 190 Ft Post 1 795 Ft Post 1 690 Ft Post 1 690 Ft FoxPost 1 190 Ft Packeta point 1 190 Ft DPD point 990 Ft GLS courier 1 690 Ft GLS point 1 190 Ft

Contact

How to shop

Help

My account

▸ Empty :-(

Free shipping on orders over 19,990 Ft via Packeta, Fox Post Box, and DPD Collection Point

Bit-Serial Implementation of the AES Encryption Algorithm

Name: Bit-Serial Implementation of the AES Encryption Algorithm
Brand: VDM Verlag
SKU: 06839462
Price: 17741 HUF
Availability: InStock
Author: Raphael Weber
ISBN: 9783639327137

Raphael Weber

Language

English

Book Paperback

Libristo code: 06839462

Publishers VDM Verlag, January 2011

In this work we describe how to implement the Advanced Encryption Standard (AES) for a bit-serial fu... Full description

Libristo code: 06839462

121 b

17 741 Ft

Print on demand Shipping in 17-27 days

30-day return policy

Customers also purchased

Le Marechal Mortier, Duc de Trevise. Tome 1 FRIGNET-DESPREAUX-E

Paperback

12 267 Ft

Coordinacion en Futbolistas de 12 a 14 anos Carlos Alberto Marquina Garrido

Paperback

13 544 Ft

Echoventrikulographie Helmut Krüger

Paperback

20 471 Ft

Cr dit Bancaire Aux Pme Larissa Bella

Paperback

13 544 Ft

TOTALLY SPIES - POCHE T1 Grisseaux/delahayre/harchy Book

Book

2 610 Ft

Esperando Al Diluvio

Paperback

8 158 Ft

Stratégies de gestion aujourd'hui Jeniree Saavedra

Paperback

13 849 Ft

Comment apprendre le marketing numérique à partir de zéro et seul Max Editorial

Adobe ePub DRM

1 175 Ft

Interferenzschichten-Mikroskopie Werner Pepperhoff

Paperback

21 878 Ft

In this work we describe how to implement the Advanced Encryption Standard (AES) for a bit-serial fully pipelined architecture. This is possible through a requirements analysis and extension of the architecture. For the AES design, we rely on a high level synthesis tool to automatically generate the AES algorithm's elements. In addition to the implementation of the AES cipher, we describe a low- level space optimization approach to reduce the hardware utilization of our AES design. This involves a register transfer level analysis of the architecture's operators. The resulting correctly operating AES implementation was shrunk by about 25% through our optimization.